Abstract: Germanium-on-silicon thermo-optic phase shifters are demonstrated in the 5 μm wavelength range. Basic phase shifters require 700 mW of power for a 2π phase shift. The required power is brought down to 80 mW by complete undercut using focused ion beam. Finally an efficient thermo-optic phase shifter is demonstrated on the germanium on SOI platform. A tuning power (for a 2π phase shift) of 105 mW is achieved for a Ge-on-SOI structure which is lowered to 16 mW for a free standing phase shifter. 
Introduction
The germanium-on-silicon waveguide platform is a strong candidate for mid-ir photonic integration [1] [2] . Its CMOS compatibility, simple fabrication scheme and wide range transparency (germanium is transparent up to 14 μm) make it a compelling solution compared to other midir integration platforms proposed so far [3] [4] [5] . Recent demonstrations of low loss waveguides and various photonic components such as Mach-Zehnder interferometers (MZIs) [6] , arrayed waveguide gratings (AWGs) [7] and planar concave gratings (PCGs) [8] show the versatility of the Ge-on-Si waveguide platform. Tuning of integrated optical components is of critical importance in many applications. This tuning can be achieved by utilizing thermo-optic phase shifters where heat is generated in the vicinity of the waveguide, which affects the effective index of the optical mode [9-10]. Thermooptic phase tuning is achieved by either placing a heater on top of the waveguide, which requires the deposition of an insulating layer of sufficient thickness, which optically isolates the mode in the waveguide from the heater or by placing the heater on the side of the waveguide, which avoids deposition of any intermediate cladding. In this paper, we describe the realization of side-integrated thermo-optic phase shifters for mid-ir photonic integrated circuits.
General considerations
The heater structures were implemented on a germanium-on-silicon waveguide platform using a 2 μm thick germanium waveguide layer. The waveguides were etched through the germanium layer and were 2.2 μm wide, making them single mode in the 5 μm wavelength range. The details on the fabrication and measurement of Ge-on-Si PICs can be found in [7] . We designed the heaters in a side heating configuration as schematically shown in Fig. 1 . The heater itself consisted of a 2 μm wide and 100 nm high metal stack (Ti/Au or Cr/Au) deposited on a 4 μm wide germanium strip. The distance between the waveguide and neighboring germanium heater was chosen to be 2 μm, as this is the limit of the lithography tool used in our experiments. The thermal simulations were performed using COMSOL multiphysics. We performed steady state FEM 3-D simulations to calculate the temperature change as a function of dissipated power in the heater. In Fig. 1 , a zoomed version of the simulation window is shown where the spatial distribution of the temperature in the waveguide and heater is shown for a specific power dissipated in the heater. In the COMSOL simulations, the substrate and the air top cladding were kept at a height of 200 μm and at a width of 400 μm. The length of the waveguide was always kept 400 μm additional to the length of the heater such that heat flow along the waveguide itself 
Since the optical confinement factor of the fundamental TM mode (the devices were designed for TM polarization for compatibility with quantum cascade laser integration) in the Ge waveguide core is 96%, only the thermo-optic effect in the Ge waveguide core is considered. To calculate the total phase shift introduced in the waveguide by dissipating a specific amount of power, we obtained the temperature profile as a line plot in the center of waveguide after, which the local refractive index change was calculated using equation 1. The total experienced phase change was then calculated through numerical integration along the waveguide as
where λ is the wavelength of operation, Δn(z) is the change in refractive index and L is the total length of the waveguide.
To experimentally asses the performance of the thermo-optic phase shifters, we designed 1×2 Mach Zehnder Interferometers (MZIs) in the 5 μm wavelength range with a fixed path length difference of 260 μm, which resulted in a free spectral range (FSR) of 25 nm. The length of the heater section was varied from 70 μm to 700 μm in steps of 70 μm and both ends were connected to 100 μm x 100 μm pads. The schematic diagram of the MZI is shown in Fig. 2 (a) along with a zoomed window showing the heater and the delay waveguide. A typical measured transmission spectrum from the MZIs with and without heater actuation is shown in Fig. 2(b) . The insertion loss is 0.5 dB and the extinction ratio is -19 dB. The shift in destructive interference points is used to experimentally determine the obtained phase shift.
Ge-on-Si phase shifters

Standard phase shifter
We performed a COMSOL simulation for the Ge-on-Si phase shifters as shown in Fig. 3 (a) and found that one requires 700 mW of power to achieve a 2π phase shift. The heater consisted of a stack of Ti/Au on a germanium strip, the length of which was kept 700 μm and the corresponding temperature profile in the center of the waveguide along its length can be seen in Fig.  3 (b). This simulation was then confirmed by measuring the induced phase shift as a function of applied power as shown in Fig. 3 (c). A good match between theory and experiment can be observed. We can immediately draw the conclusion that a heater designed in this configuration is very power inefficient. The main reason behind this is that the underlying silicon (thermal conductivity = 130 W/(m*K)) acts as a perfect heat sink, which can also be seen in the simulation in Fig. 3(a) . An improvement in the design is thus needed to bring down the required tuning power. Since the majority of the heat is being sunk in the silicon substrate, a way to improve the efficiency of the thermo-optic phase shifter is by thermally isolating it from the silicon substrate. 
Fully undercut phase shifters
To prevent the heat to be sunk in the substrate, air trenches were created using a focused ion beam (FIB) tool on both sides of a heater/waveguide combination of length 210 μm as shown in Fig. 4(a) . The rest of the chip was protected by photoresist and lithography was performed to define the areas where FIB is to be done. While in this prototype FIB was used, this undercutting can be realized on a wafer scale through chemically assisted ion beam etching. Fig. 4(b) shows the top view of the undercut heater (which consisted of a Ti/Au metal stack on a germanium strip) and the waveguide section. The simulated 2-D cross section and the temperature profile along the waveguide can be seen in Fig. 5(a) and Fig. 5(b) respectively. We confirmed the simulation results by measuring the phase shift as a function of applied power and found that 80 mW of power is required to achieve a 2π phase shift as seen in Fig. 5(c) . 
Ge-on-SOI phase shifters
As seen in previous section, isolating the heater from the conducting silicon substrate substantially increases its efficiency. Although we have demonstrated a proof-of-principle concept using FIB, a more elegant way of solving this problem is to deliberately introduce a thermal insulator in the layer stack. Silicon dioxide (thermal conductivity = 1.4 W/(m*K)) can assist in confining the heat in the vicinity of the waveguide. Therefore we investigated Ge-on-Sion-insulator as an alternative waveguide platform for realizing efficient thermo-optic phase shifters. SiO 2 however has a disadvantage in the mid-ir wavelength range since it strongly absorbs beyond 4 μm wavelength [12] . Therefore, it must be ensured that the light traveling in the Ge waveguide core is not affected by the buried oxide. The simulation of the loss of the fundamental TM mode at 5.3 μm as a function of the underlying Si layer thickness is shown in Fig. 6 (assuming a 2 μm thick SiO 2 ). It can be seen that a Si thickness of 3 μm is sufficient to achieve low loss propagation. The fabrication scheme of Ge-on-SOI phase shifters is described schematically in Fig. 7 . The process began with a 200 mm SOI wafer with 220 nm silicon thickness, which received an IMEC-clean [13]. 3 μm of silicon was then grown epitaxially in a horizontal, cold wall, load lock reactor (ASM Epsilon 2000). The in-situ bake at 1050 • C removed all traces of oxygen. The silicon layer was grown at a temperature of 1050 • C using dichlorosilane as silicon precursor and H 2 as carrier gas. The germanium layer was grown at 450 • C using germane as precursor and H 2 as carrier gas. The wafer was then annealed at 800 • C for three minutes to reduce the threading dislocation density. The germanium waveguide and heater were defined using a metal mask, which was patterned using i-line lithography and lift-off. Germanium etching was carried out in a CF 4 :O 2 plasma and the metal was removed by a HF dip. Metal lines on top of the germanium heaters were defined using a second lithography step and lift-off. A 500 nm layer of PECVD silicon oxide was deposited and trenches were defined in the silicon substrate using lithography and dry etching in a SF 6 :O 2 plasma. Although a photoresist mask is sufficient to define the trenches, it was found that the photoresist can't be removed completely after dry etching due to photoresist plasma hardening. The PECVD oxide therefore serves as a sacrificial layer, which is removed via HF wet etching. The samples were then thinned and cleaved. To achieve even better isolation samples were put in HF to remove the underlying SiO 2 . SEM images showing an undercut Ge-on-SOI heater section and the top view of such a heater incorporated in a MZI can be seen in Fig. 8(a) and Fig. 8(b) respectively. The waveguide loss of Ge-on-SOI single mode waveguides (2.2 μm wide) was found to be 7 dB/cm in the 5.25 -5.35 μm wavelength range as can be seen in Fig. 9 . The origin of these higher losses compared to the values reported in Ge-on-Si [7] are not yet fully understood. Nevertheless such loss values are still sufficient to make mm-length scale integrated devices. 
Ge-on-SOI phase shifters without undercut
To evaluate the performance of the Ge-on-SOI phase shifters, we performed previously described COMSOL simulations, the results of which are shown in Fig. 10(a) and Fig. 10(b) . Since the undercut by FIB was done on a 210 μm long heater, we measured the phase shift as a function of dissipated heat on a heater (consisting of a Ti/Au metal stack on a germanium strip) of similar length as shown in Fig. 10(c) and found that the results match well with the simulations in Fig. 10(b) . The heater performance as a function of length was also studied using COMSOL by calculating the tuning power required to achieve a phase shift of 2π and it was found that it decays rapidly at first becoming almost constant for longer heaters as shown in Fig. 11 . This can be explained by the longitudinal flow of heat along the waveguide. As seen in the SEM image in Fig. 8(b) , the heated waveguide is at its ends is connected to a 3.22 μm thick silicon slab (onto which the germanium waveguides are grown), which extends all over the circuit. This layer serves as an efficient heat spreader, which is the dominant source of heat sinking in the Ge-on-SOI phase shifters. This especially affects the shorter heaters since for longer devices the thermal resistance for the longitudinal heat flow becomes larger. This was also verified experimentally, the results of which are plotted together with the simulation results shown in Fig. 11 . 
Ge-on-SOI phase shifters with undercut
As described previously, the efficiency of the heater will increase if it is thermally isolated from the highly conducting silicon substrate. To enhance this, we removed the buried oxide using HF etching and carried out the measurements of the phase shift as a function of applied power for a heater of length 210 μm. The heaters consisted of a Cr/Au metal stack on a germanium strip. We chose Cr instead of Ti as Ti would be etched away by HF while performing the undercut. The COMSOL simulation in Fig. 12(a) and Fig. 12(b) suggest that a power of 20 mW would be needed to achieve the 2π phase shift, which is confirmed by the measurements in Fig. 12(c) . For heaters longer than 280 μm, it was observed that the free standing germanium waveguide and heater start bending and touch the substrate, which results in a parasitic heat sinking path, which hence again increases the required heating power as shown in Fig. 13 . Taking into account this bending, the optimum configuration consists of a 280 μm long phase shifter, which dissipates 16 mW of power for a 2π phase shift. The simulation of the tuning power required for a 2π phase shift as a function of heater length can also be seen in Fig. 13 , which indicates that the graph would follow a similar trend as described in previous section, if the free standing section would not bend and touch the silicon substrate. Here the only heat flow is along the waveguide as the undercut completely isolates the heater from the silicon substrate underneath. 
Conclusion
In conclusion, we have demonstrated thermo-optic phase shifters for the mid-ir for the first time on the Ge-on-Si and Ge-on-SOI waveguide platform. Thermo-optic phase shifters in different configurations have been studied and a new waveguide platform (Ge-on-SOI) has been demonstrated which brings down the required tuning power for a 2π phase shift from 700 mW to 16 mW. This paves the way to the power efficient tuning of mid-infrared photonic integrated circuits.
